No self-introduction
Loading
Profile
Follow
codes (1)
Floating Multiplication in Verilog FPGA
4.0
The design of digital multiplier has received increasing attention as it becomes an indispensable part of modern computer. The paper introduces the design of a floating multiplier based on the compensate shifting in the hardware description language. The design can fulfill full function and is of better flexibility, with its theory based on floating calculating and compensate shift multiplication. The paper describes the environments for developing and testing, and a function simulation is included.
tqstrong@163.com 2 0
1
No more~
Follows0
Fans0