No self-introduction
Loading
Profile
Follow
codes (2)
Verilog DCT program
4.0
DCT is the most computationally intensive block in JPEG compression. The whole component image is divided into several 8 8 image blocks and used as the input of two-dimensional DCT to realize DCT. The DCT program based on look-up table and zigzag scanning program designed by ltera FPGA Verilog have been verified by MATLAB and Modelsim. The file contains
flounding 0 0
1
28335 pmsm demo
4.0
Servo motor driver based on Ti stm320f28335 chip. It basically covers all peripheral chip drivers required by servo driver control board.
flounding 2 0
1
No more~
Follows0
Fans0