No self-introduction
Loading
Profile
Follow
codes (1)
FPGA realization of image scaling images one-fourt
no vote
512x512 under ISE13.1 1/4~4 times the resolution image scaling using the VHDL language, containing the simulation file and instructions for use. Description: own ROM and store raw data (image data using MATLAB generated after importing); reduce and enlarge together in the same module, selected by the Zoom control signals can be scaled input selection. Complete file upload code is a project, you can implement to run simulations. If you have any questions, please consult: goglerr@gmail.com
GeniusIt 3 0
1
No more~
Follows0
Fans0