No self-introduction
Loading
Profile
Follow
codes (1)
Histogram equalization FPGA implementation
4.0
Real-time image histogram equalization in FPGA, effective use of FPGA chip-chip resources, no need to add external memory chips. The code is based on YCbCr, actually only the luminance histogram equalization, time after which a synchronous CB,CR color components, avoiding partial color problem! Code interface for y,CB,CR, as well as the line signal, HS,vs,de. the final effect of the treatment effect can be achieved on the PC, but PC block a lot, almost real time processing
lhj569966055 15 0
1
No more~
Follows0
Fans0