No self-introduction
Loading
Profile
Follow
codes (4)
UVM 1.1a library source code
4.0
This is UVM 1.1a library file, very complete source code. In fact, it is written in SV language, but when uploading, there is no such option. There is also a PDF file, which is a book written by an engineer, analyzing the source code. very nice.
骑猪看书本 5 0
1
135 small examples of Verilog programming
no vote
This is the 135 Verilog programming small example of Wang Jinming, a very good source code, very suitable for beginners to use. From shallow to deep.
骑猪看书本 0 0
1
UVM SystemVerilog-based platform
no vote
This is a written by SystemVerilog demo, demo UVM verification method for learning, including Shell scripts. Individual path can be adjusted according to your own directory.
骑猪看书本 0 0
1
VCS practices based on Verilog code examples, sour
no vote
This is there are several source code examples for practice use of VCS. Function is very complete, simple to use, intended to teach. There are documents
骑猪看书本 1 0
1
No more~
Follows0
Fans0