No self-introduction
Loading
Profile
Follow
codes (4)
vedic multipler
no vote
vedic multipler
moorthimuthu 0 0
1
turbo coder
3.0
CHAPTER2 LUT-LOG-BCJRARCHITECTURE The energy consumption of conventionalLUT-Log-BCJR architectures cannot be significantly reduced by simply reducingtheir clock frequency and throughput. This motivates our novel architecture ofimplementing the basis ACS circuit in the system which is specifically designedto have a minimal hardware complexity and hence a low energy consumption. <span style="font-size:12.0pt;line-height:150%;font-family:"">We validate our architecture in thecontext of an LTE turbo decoder and demonstrate that it has an order ofmagnitude lower chip area, hence reducing the energy consumption of the state-of-the-artLUT-Log-BCJR implementation by 71%. Compared to state-of-the-art Max-Log-BCJRimplementations, our approach facilitates a 10% reduction in the overall energyconsumption of at transmission ranges above 58 m.
moorthimuthu 3 0
1
low power high speed cam
no vote
Memory is a major component of a digital computerand is present in large proportion of all digital systems. Memory is thecollection of binary storage cells capable of storing binary information. Inaddition to these cells, memory contains electronic circuits for storing andretrieving information. The information can be retrieved from the memory in theform of zeros and ones. Semiconductor memory is usually considered the mostvital microelectronic component of digital logic system design. Semiconductormemories are characterized as volatile and nonvolatile memory devices.
moorthimuthu 0 0
1
multi thershod power supply
no vote
Static power consumption reduction using multiple thershld & lt; span style = & quot; font- size:12.0pt;line-height :115%;font-family:"color:#222222;b ackground:white Multi threshold CMOS transistors are very useful for standby leakage power when IC is inactive for a long time. Recently, the power gating scheme proposed to maintain multiple power off modes and reduce the electrode power supply even for a short period of inactivity. However, this kind of system can change the process parameters from high sensitivity. We propose a new pouring logic switch that is fault tolerant and reducepower in any digital circuit. The proposal is expected to require less amount of project effort and compromise to reduce power consumption and lower area overhead than earlier methods. In addition, it can benefit from the reduction of additional static power consumption of toproposition. The examination of extensive entertainment results demonstrates the success of the proposed design
moorthimuthu 0 0
1
No more~
Follows0
Fans0