No self-introduction
Loading
Profile
Follow
codes (1)
PipelineCPU_5stage_verilog
4.0
Pipeline CPU with 5 stage: IF,ID,EX MEM,WB. Every module has a test bench. It contains a whole ISE project. You can run it directly. ROM module has pre-stored instruction as an instance.
xiaobai800896 0 0
1
No more~
Follows0
Fans0