This project is implemented in Quartus 2, altera company in DE2 board....
the design has a function to accumulate the given output... this has to be learn in basic coding in verilog HDL..
this is still so basic programming and it has to be enhance and improve..
Make it a more complex ut also precise coding scheme... thank you for viewing my work..