No self-introduction
Loading
Profile
Follow
codes (1)
implementation of OR gate using VHDL
no vote
entity or1 is (a,b:in std_logic; y:out std_logic); architecture dataflow of or1 is begin y<=a or b; end dataflow;
BATHINDA 0 0
1
No more~
Follows0
Fans0