No self-introduction
Loading
Profile
Follow
codes (1)
UART RING FPGA BASYS 2
4.0
This is a proyect made in verilog sours code, the proyect is about of transmit byts from one basys to another 3 basys with a protocol of tranmition and receptions of bytes
eecc 0 0
1
No more~
Follows0
Fans0