No self-introduction
Loading
Profile
Follow
codes (1)
TMS320F28X DSP SPI master and the slave codes
4.0
This is the code that took three days to debug. Decompress in D disk, open with ccs5 to compile. Ram running mode, convenient for repeated debugging, reduce the download time of program debug. It is very useful for SPI communication debugging of DSP. DSP uses internal clock initialization. SPIA is the master station and SPIB is the slave station. Single DSP as master-slave program. After simple configuration, it can run on the dual SPI chip of DSP. It has been successfully debugged on tms320f28069. When the chip is connected, four communication lines need to be connected one by one. The breakpoint position can be placed in the position of to view the data sent and received. Spistea and spiteb are implemented by register assignment.
login_ddddd 0 0
1
No more~
Follows0
Fans0