VHDL for 16 bit Time Domain Convolution
2016-08-23
4 0 0
3.8
Other
Earn points
Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The output is another signal, where each element of the output signal is the sum of the products formed by multiplying all the element of the kernel with appropriate element of the input signal. 16 bit unsigned interger operations is used, the FPGA will store the input signal in SRAM and will read in a kernel through the memory map.
vhdl
语言
卷积
时间
Related Source Codes
Synchronize the time of two tables for data proces
0
0
no vote
ARMA time series algorithm
0
0
no vote
EE247 Analysis and design of analog-to-digital int
0
0
no vote
Java common tool classes
0
0
no vote
Language Translation: Chinese to English
0
0
no vote
No comment