Lab altera 1
2016-08-23
0 0 0
no vote
Other
Earn points
This is lab 1.2 code from Altera. This is a beginner familiar with Altera's toolkit and hardware description language (VHDL) this exercise. The purpose is to learn how to connect simple input and output device FPGA chip and realize the basic code of the circuit using these devices. We will use the switchessw17-0on de2 development board as the input circuit. We will use light emitting diodes (LEDs) and seven segment displays as output devices
vhdl
Altera
实验室
Related Source Codes
EE247 Analysis and design of analog-to-digital int
0
0
no vote
Beiyou digital experiment parking lot
0
0
no vote
Clock frequency division design
0
0
no vote
FIR filter based on FPGA
0
0
no vote
Cameralink modulation and demodulation source code
0
0
no vote
No comment