ADPLL behavior model
2016-08-23
6 0 0
4.0
Other
Earn points
The attached files contain the behavior model of ADPLL.
The 6 bits TDC is used. A fast clock is used to count the the timing difference between the input reference clock and feedback clock.
The TDC resolution is higher if the fast clock is faster.
The digital loop filter produces 14 digital control bits to control the frequency of DCO.
A 14 bit DAC is used for convenience to control the DCO by the means like controlling VCO.
A 4330 divider is used in the attached file.
verilog
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment