Verilog UART Model
2016-08-23
0 0 0
4.0
Other
Earn points
the universal asynchronous receiver and transmitter is used in most microcontrollers and microprocessor the program describes the basic working of the uart model
verilog
uart
模型
语言
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment