Edge Detection
2016-08-23
0 0 0
4.0
Other
Earn points
Detects edge (neg or pos) and produces a single pulse which lasts 1 clock pulse duration. Test bench for the code is also included. The code is useful if you want to synchronise various signals to the transition of an asynchronous signals.
Reference https://www.doulos.com/knowhow/fpga/synchronisation/
verilog
检测
边缘
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment