FPGA realization of image scaling images one-fourt
2016-08-23
3 0 0
no vote
Other
Earn points
512x512 under ISE13.1 1/4~4 times the resolution image scaling using the VHDL language, containing the simulation file and instructions for use. Description: own ROM and store raw data (image data using MATLAB generated after importing); reduce and enlarge together in the same module, selected by the Zoom control signals can be scaled input selection. Complete file upload code is a project, you can implement to run simulations. If you have any questions, please consult: goglerr@gmail.com
vhdl
fpga
图像
实现
区域
缩放
Related Source Codes
DCT transform the image
0
0
no vote
Region growth algorithm
0
0
no vote
Image super-resolution implementation
0
0
no vote
image mosaic
0
0
no vote
FPGA connection OV5640 module
0
0
no vote
No comment