Tristate bus GPIO
2016-08-23
1 0 0
no vote
Other
Earn points
(1) GPIO (General Purpose Input and Output ports) with microprocessor programmable tri-state bus interface
(2) bus interface :
1. addr_reg : address bus
2. rd_n_reg, wr_n_reg, and cs_n_reg : control bus
3. data : tri-state data bus
(3) internal registers :
(2) bus interface :
1. addr_reg : address bus
2. rd_n_reg, wr_n_reg, and cs_n_reg : control bus
3. data : tri-state data bus
(3) internal registers :
verilog
gpio
总线
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment