AHB transfers to APB source and APB read/write ver
2016-08-23
8 0 0
4.0
Other
Earn points
Converts AHB peripheral transfers to APB transfers
The 16-Slot APB Bridge provides an interface between the high-speed AHB
domain and the low-power APB domain. The Bridge appears as a slave on AHB,
whereas on APB, it is the master. Read and write transfers on the AHB are
converted into corresponding transfers on the APB. As the APB is not
pipelined, wait states are added during transfers to and from the APB when
the AHB is required to wait for the APB protocol.
The AHB to APB Bridge comprises of a state machine, which is used to control
the generation of the APB and AHB output signals, and the address decoding
logic which is used to generate the APB peripheral select lines.
All registers used in the system are clocked from the rising edge of the
system clock HCLK, and use the asynchronous reset HRESETn
The 16-Slot APB Bridge provides an interface between the high-speed AHB
domain and the low-power APB domain. The Bridge appears as a slave on AHB,
whereas on APB, it is the master. Read and write transfers on the AHB are
converted into corresponding transfers on the APB. As the APB is not
pipelined, wait states are added during transfers to and from the APB when
the AHB is required to wait for the APB protocol.
The AHB to APB Bridge comprises of a state machine, which is used to control
the generation of the APB and AHB output signals, and the address decoding
logic which is used to generate the APB peripheral select lines.
All registers used in the system are clocked from the rising edge of the
system clock HCLK, and use the asynchronous reset HRESETn
verilog
ahb
转移
apb
建业
读写
代码
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment