FIFO verilog code
2016-08-23
0 0 0
no vote
Other
Earn points
this project gives a FIFO.Since the I2C buscan connects devices that operating on different data rates, First-In First-Out (FIFO) memory is need to suit the useof the I2C. WithFIFO memory, a fast device can communicate with a very slow device through theFIFO buffer. In other hand, if fast and low devices are connected togetherwithout the buffer, the fast device will have to wait the low device to finishtransfer or receive data; but by the use of the buffer, the fast device will bekept busy processing information to the buffer. The data which is writteninto the memory first is the first one tobe read out.
verilog
代码
FIFOverilog
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment