Verilog code for ECC processor using karatsuba multiplier
2014-09-15
2 300 7
no vote
Other
Earn points
We are working on a project based on side channel attacks caused in a ECC processor while performing multiplication.
verilog
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment