Verilog Code for 8 bit array multiplier
2016-08-23
0 0 0
4.1
Other
Earn points
I have written verilog for 8 bit array multiplier . Accepts two 8 bit numbers and gives 16 bit result.
vhdl
阵列
verilog
代码
Related Source Codes
Axi slave to fifo code
0
0
no vote
LDPC code
0
0
no vote
ascii_ ieee754
0
0
no vote
Verilog key shake elimination
0
0
no vote
Basic asynchronous FIFO design
0
0
no vote
No comment