module half adder
2016-08-23
0 0 0
no vote
Other
Earn points
input I1,
output Sum,
);
assign Carry=I1&I2;
<span style="font-size:16.0pt;line-height:115%;font-family:"">endmoduleverilog
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment