implementation of OR gate using VHDL
2016-08-23
0 0 0
no vote
Other
Earn points
entity or1 is
(a,b:in std_logic;
y:out std_logic);
architecture dataflow of or1 is
begin
y<=a or b;
end dataflow;
vhdl
语言
实现
使用
描述
硬件
Related Source Codes
Hardware reference design of RK3399
0
0
no vote
Qt based supervision software
0
0
no vote
EE247 Analysis and design of analog-to-digital int
0
0
no vote
File compression and decompression
0
0
no vote
Hardware acceleration introduction project
0
0
no vote
No comment