UART RING FPGA BASYS 2
2016-08-23
0 0 0
4.0
Other
Earn points
This is a proyect made in verilog sours code, the proyect is about of transmit byts from one basys to another 3 basys with a protocol of tranmition and receptions of bytes
verilog
UARTRINGFPGABASYS
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment