Ethernet 1000
2016-08-23
0 0 0
no vote
Other
Earn points
In PVI receives 16 bit parallel digital stream ( video) , followed by a clock signal (Ft = 29 MHz) , lowercase (LINE) and personnel (FRAME) sync .
Record information in PVI should occur on the rising edge of the clock Ft.
Horizontal sync pulse "covers" a useful video broadcast via Ethernet. Vertical synchronization determines the beginning and end of the video frame . In the absence of sync pulses ( logic 0 ) information in the digital stream entering the PVI ignored.
The received video signal is transmitted to the Ethernet channel 1000 -Base-TX, over UDP.
Record information in PVI should occur on the rising edge of the clock Ft.
Horizontal sync pulse "covers" a useful video broadcast via Ethernet. Vertical synchronization determines the beginning and end of the video frame . In the absence of sync pulses ( logic 0 ) information in the digital stream entering the PVI ignored.
The received video signal is transmitted to the Ethernet channel 1000 -Base-TX, over UDP.
verilog
以太网
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment