Ethernet communication design Siga-S16FPGA Develop
2016-08-23
0 0 0
4.0
Other
Earn points
Siga-S16 based on Xilinx Spartan6 XC6SLX16 FPGA Development Board Ethernet communications. This test comes back to form, namely FPGA accepted process to PC (computer) sends UDP packets to resolve destination Mac address to determine if this is the packet to the FPGA. If that is the case, put the packet of data to the FIFO. Dispatcher of the FPGA FIFO packets sent back to the PC.
verilog
通信
开发
以太网
设计
SigaSFPGA
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment