AD7766-driven, FPGA,VERILOG
2016-08-23
3 0 0
4.0
Other
Earn points
AD7766 drive, drive frequency is the highest 128k, 24MHz Board clock, after the PLL divider input driver, the program on the Altera Cyclone IVE verified; simulation files
verilog
AD
驱动
FPGAVerilog
Related Source Codes
STM32F407 Single ADC multi-channel scanning
0
0
no vote
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
No comment