Verilog implementation of Grain algorithm
2016-08-23
3 0 0
4.0
Other
Earn points
This is main stream cipher Grain Verilog implementation process, since the author has limited capacity, only on the basis of functional simulation with integrated DC.
verilog
算法
实现
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Classic Interview Questions for Digital City Front
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
No comment