UART TRANSMITTER
2016-08-23
1 0 0
no vote
Other
Earn points
UART Transmitter with a 8 bit data bus and 8 bit address bus.
Transmitter FIFO is included and Transmitter State Machine is including the states: Idle, Start of Transmission, Stop of Transmission, Actual data transfer.
UART Transmitter can be connect to any UART Receiver with configurable data ans Address bus.
verilog
uart
变送器
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment