UART verilog
2016-08-23
0 0 0
no vote
Other
Earn points
8b10b_Encoder -- Encoder VHDL files and Proj Nav. project file
-- Note: This directory should be used for simulation
-- Note: This directory should be used for simulation
of both the encoder and decoder logic
\8b10b_Decoder -- Decoder VHDL files and Proj Nav. project file
verilog
UARTVerilog
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment