FPGA USB driver
2016-08-23
0 0 0
no vote
Other
Earn points
Application background
Is the very first officially available release of the core This- is still under active development It- do not modify the sources Please!- that are not implemented yet or, are known not to work yet: Things - line/link control interface is not implemented yet. This includes: UTMI - of attach/detach Detection - negotiation Speed (Speed Full/High) - reset USB - suspend USB - is no logic in the core to help suspending There it. I'm not sure yet what to do in this area. quite (welcomed Suggestions!) - is no easy way to configure the core There (of endpoints number, size buffer) - has been absolutely no testing done on the core ThereKey Technology
File describes the current status of the checked in HDL code. ThisSubmit all bugs/comments/suggestions regarding the USB core Pleaseverilog
usb
fpga
驱动
实现
Related Source Codes
USB Mass Storage Routine (SD Card Simulated USB Dr
0
0
no vote
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
No comment