IIC bus Verilog implementation (read and write 16
2016-08-23
7 0 0
4.0
Other
Earn points
Application background
This code is the subject of the research in the driver of a peripheral module, in order to read and write commands in the peripheral IIC bus transmission protocol, but because of the device's command and register state to the word as the unit, the general situation of the IIC bus is the 8 bit data read and write, the 16 bit data read and write, the resulting code.Key Technology
Under normal circumstances the IIC bus protocol write operation is the first to write device address and then wait for the equipment of the ACK signal and in the address of a write operation register and wait for ACK signal, and then write a need to transfer 8 bits of data, in the code we realized is a 16 bit data write operation, so the first two steps of the operation is the same, finally write operation of data, there is a change in the. Read operation above, just a step Re-Start processverilog
总线
IIC
实现
数据
读写
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment