VHDL parameterized floating point multiplier
2016-08-23
1 0 0
no vote
Other
Earn points
Application background
Using VHDL language Floating-Point Multiplier, can be defined floating point number, that is, the multiplier of the. Specific as a symbol of the Binary Floating-Point Multiplier, binary floating-point operation. Floating-point representation is modeled on the IEEE format, set to a custom form.vhdl
参数
浮点
乘法器
Related Source Codes
EE247 Analysis and design of analog-to-digital int
0
0
no vote
Beiyou digital experiment parking lot
0
0
no vote
Clock frequency division design
0
0
no vote
FIR filter based on FPGA
0
0
no vote
Cameralink modulation and demodulation source code
0
0
no vote
No comment