Implementation of Verilog DDS generator
2017-12-14
1 0 0
no vote
Other
Earn points
A sine DDS generator from 0-1mhz, if you are interested in Verilog language and FPGA, this can be used as an introductory tutorial. Interested friends can download, if there is anything you don't understand, you can always consult the landlord, if there is any problem in the code, you can also put forward to the landlord to correct.
Related Source Codes
Android AOA Android Open Accessory Development Usi
0
0
no vote
Golang AOA Android Open Accessory HID Control
0
0
no vote
PClite
0
0
no vote
GMSK Linear Receiver
0
0
no vote
The golden version of AFT that has been passed dow
0
0
no vote
No comment