Upload Code
loading-left
loading loading loading
loading-right

Loading

Profile
No self-introduction
codes (1)
FPGA DS90LV032 communication module
no vote
Four-channel LVDS-conversion, as the clock signal, the other three channel image data, converted into a 16-bit parallel output
stop恋
2016-08-23
0
1
No more~