A master verification environment system verilof
no vote
Application background
Hi,
This is special code for the normally used protocol in the VLSI industry.
This will help you to develop your verificaiton knowledge and how to write UVM methodology
Key Technology
This code is totaly developed in the UVM & SV technology.
This contains Master agent,slave agent,memory and scoreboard properly coded without any wrapper in the UVM.
This will help you to learn the art of writing the code in UVM,sv format.
This contains the 100% functional covergae