No self-introduction
Loading
Profile
Follow
codes (1)
Verilog implementation of CNN
4.0
This project is a FPGA based implementation of first Convolutional Layer of AlexNet. The accelerator is developed using Verilog.
zouqingyun777 16 0
1
No more~
Follows0
Fans0