No self-introduction
Loading
Profile
Follow
codes (2)
Verification IP of SPI
no vote
The verification IP structure of SPI communication module written in SystemVerilog is simple and easy to use. It can be used for verification in SPI design
fly98fly 1 0
1
I2C's system Verilog VIP has complete functions and simple architecture
4.0
I2C's SystemVerilog VIP has complete functions and simple architecture. It is a verification model written in SystemVerilog, supports master and slave modes, and supports the generation of stop bit and start bit
fly98fly 3 0
1
No more~
Follows0
Fans0