No self-introduction
Loading
Profile
Follow
codes (1)
Verilog LDPC code
no vote
module LDPC (clk,reset, data_ in, data_ in_ EN, & nbsp; & nbsp; & nbsp; & nbsp; & nbsp; velocity, / * input signal rate selection * / & nbsp; & nbsp; & nbsp; & nbsp; & nbsp; & nbsp; & nbsp; & nbsp; & nbsp; data_ out, data_ out_ EN, & nbsp; & nbsp; & nbsp; & nbsp; & nbsp; & nbsp; & nbsp; indication / * output signal, the first 127 should delete the first 57488, indicating the first 127 * / & nbsp; & nbsp; & nbsp; & nbsp; & nbsp; & nbsp; & nbsp; & nbsp; & nbsp;); input & nbsp; CLK, reset; input & nbsp; data_ in,data_ in_ EN; input [1:0] & nbsp; velocity; / / bit rate selection signal output [126:0] & nbsp; data_ out;output data_ out_ en;output indication;
bizard 2 0
1
No more~
Follows0
Fans0