No self-introduction
Loading
Profile
Follow
codes (1)
Frame sync signal FPGA implementation code (normal
no vote
Design and implementation of communication system frame synchronization signals, Buck full VHDL code identification system program I course design, fully capable of normal operation, the program runs the Quartus II environment 7.2 (32-Bit), win7 system. Decoding module, the crossover module, modules, circuit simulation, and threshold settings program. Interact, learn together!!
SLPslp 0 0
1
No more~
Follows0
Fans0