Source Codes
Points
Upload Code
Log In/Sign Up
Loading
Profile
No self-introduction
Follow
codes (1)
FPGA serial spontaneous self closing
no vote
Application background Verilog  FPGA;Serial spontaneous receive data The baud rate is 9600
xtajmhfhn
2016-08-23
0
0
1
No more~
Follows
0
Fans
0