FPGA Implementation of high speed 8-bit Vedic mult
4.0
This paper describes the implementation of an 8-bit Vedic multiplier enhanced in terms of propagation delay when
compared with conventional multiplier like array multiplier, Braun multiplier, modified booth multiplier and Wallace
tree multiplier