No self-introduction
Loading
Profile
Follow
codes (2)
Ethernet communication design Siga-S16FPGA Develop
4.0
Siga-S16 based on Xilinx Spartan6 XC6SLX16 FPGA Development Board Ethernet communications. This test comes back to form, namely FPGA accepted process to PC (computer) sends UDP packets to resolve destination Mac address to determine if this is the packet to the FPGA. If that is the case, put the packet of data to the FIFO. Dispatcher of the FPGA FIFO packets sent back to the PC.
UDP884606 0 0
1
51 single-chip computer control the W5500 delivers
4.2
Control network by 51 MCU Module W5500 W5500 port for TCP/IP network communication 0 work in client mode, using the TCP&UDP test tool is created on the server-side connection And timing to send strings to Server "rnWelcome To NiRenElec!rn", and Receiving server sends data back to the server.
UDP884606 0 0
1
No more~
Follows0
Fans0